The total dose response of transistors and circuits from a single wafer lot has been measured for high and low dose rate and elevated temperature irradiations. A bimodal irradiation response is observed in the circuit response that is shown to be a result of the input transistors. Hardness assurance sampling plans are examined for their adequacy to deal with the bimodal response distributions.
I. I"TR0DUCTION AND BACKGROUND

A. Introduction
As part of the ongoing study of enhanced low dose rate sensitivity (ELDRS) in bipolar linear circuits, both test transistors and functional circuits have been obtained from a single wafer lot of LMI I 1 voltage comparators. The circuits were selected from close proximity to the test transistors.
Data have been taken on both the transistors and circuits at a baseline high dose rate (50 rd(Si)/s), a moderately low dose rate (0. I rd(Si)/s) and with an elevated temperature irradiation (IO rd(Si)/s, 100 "C). Tests are in progress at low dose rates of 0.01 rd(Si)/s and 0.001 rd(Si)/s. These data are part of a larger matrix of tests currently in progress to explore and correlate many aspects of ELDRS in both the transistors and circuits [I] . An unexpected finding in the data is an apparent strongly bimodal radiation response on devices from a single wafer, and throughout the lot. This response is similar to the so-called 'maverick' devices observed in bipolar circuits in the 1970's [2] , but instead of a one percent population, we liave observed nearly one in three parts with the higher response. The scatter in the data from either response set is small, and the separation in the two sets is distinct, across data taken from 16 different wafers. There is some variation in distribution with lower dose rates. The circuit under study, the LMI I I voltage comparator from National Semiconductor (NSC), is a widely used device in space systems, and has been shown to exhibit ELDRS characteristics in multiple studies 13-91, The wafer lot used was taken directly from a commercial process flow. The observed bimodal irradiation response calls into question many lot sampling plans and sample irradiation testiug procedures for commercial-off-theshelf, or COTS devices.
B. Background
The L M l l l voltage comparator has been used extensively in military and space systems. Total dose data on 'Work sponsored by the Dcfcnse Threat Reduction Agency. the NSC LMI I 1 from radiation effects databases, technical papers and manufacturer's lot acceptance test reports have been reviewed for evidence of the observed bimodal effect. Databases searched included readily available radiation effects databases, e.g. Defense Threat Reduction Agency (DTRA) Electronics Radiation Response Information Center (ERRIC), Jet Propulsion Lab (JPL) Radnet and National Aeronautics and Space Administration NASA Goddard. Six reports are listed in ERRIC and one each at JPL and NASA Goddard.
Additional data are given in several published papers [3] [4] [5] [6] [7] [8] [9] showing the response as a function of dose rate and elevated temperature irradiation. Finally, eight reports were obtained from the manufacturer giving results for standard irradiation conditions of 50-300 rd(Si)/s and room temperature irradiation. Tests were also performed at Naval Surface Warfare Center (NSWC) Crane on six commercial lots of National L M l l l s , prior to this study. For the standard, baseline irradiation conditions, consistent with Method 1019, most National LML 11 data show an input bias current, rib. of roughly 150-300 nA in the dose range of 100-200 krd(Si). This is consistent with data we define as the "low" mode.
Except for two reports, all of the data in these reports and papers show results in this same range. In the first exception, lot acceptance testing in 1994 was performed by TRW on 10 samples each fiom two different wafers of'the same wafer lot. The dose rate WBS 50 rd(Si)/s and the total dose levels were 100 and 250 krd(Si). These values for wafer 17 are consistent with "low" mode data, as described in this paper, and "high" mode for wafer 19. The results, however, did not show any mix of "low" and 'high" response from the same wafer. The second exception is taken from the ERRIC database for a 1980s date code. Eight samples were tested but the individual sample data are not given. For a total dose of 50 krd(Si) the average was 452 nA with a standard deviation of 121 nA and for 100 krd(Si) the average was 560 nA with a standard deviation of 395 nA. With the data presented, it is not possible to determine whether these results represent a bimodal distribution or just a very broad distribution that encompasses both the "low" and "high" modes we have observed. These data demonstrate that in previous irradiations NSC LM11l's have displayed a range of degradation comparable to the observations reported in this work.
C. Maverick Bipolar Devices
As reported in numerous papers from the late 1960's and early 1970's [I 1-14], many different bipolar linear circuits from several manufacturers contained a small population of devices that were significantly more sensitive to total dose irradiation. In oiie work by Johnston and Lancaster 1141, results from three diffusion lots of AMD LM108A's are shown in a histogram. The separation of the data from one lot to the other two is similar to the separation of the high and low mode data shown herein.
EXPERIMENTAL DETAILS
B. Electrical Screening
The CTPs and circuits were electrically characterized at NSWC. As noted above, the post-screen loss was small. The electrical tests on the BJTs consisted of collector and base current, I, and Ibr vs. base-emitter voltage, Vb* (Gummel curves) and I, vs. collector-emitter voltage, V,,, at constant Vbo, measured on an HP4145 parameter analyzer. The circuit measurements included the standard specification parameters, e.g. input bias current, power supply currents, input offset voltage and current and propagation delay, measured on an Eagle LSI-4 console tester.
C. Burn-In
A. Lot Description
All of the devices and circuits used in this investigation ca,ne froin a single wafer lot of 2s four-inch wafers fabricated by National Semiconductor in their Glasglow (UK) facility. This lot passed all in-process checks, and all wafer probe probed, and bad circuits inked. This lot is a nominal commercial lot that was pulled prior to final assembly for this Prior to irradiation, each lot was given an unbiased 125 "C, 168 hour bake, and re-measured. No significant changes in the electrical characteristics of the transistors or circuits were noted as a Of the bake. Figure 1 . To achieve the greatest correlation in behavior between the test transistors and circuits, each CTP and I O good circuits immediately surrounding the test chip were packaged in 14 pin ceramic dual-in-line packages (CERDIPs). Thus, for any particular set, the circuits and test transistors came from an area on the die less than 0.25 inches square. This pattern was followed for I6 wafers, which nominally yielded 80 test chips and 800 circuits, with only a small packaging loss. conditions have been used, SO rd(Si)/s, 25 "C, I O rd(Si)/s, 100 OC, 0.1 rd(Si)/s, 25 "C, 0.01 rd(Si)/s, 25 "C and 0.001 rd(Si)/s, 25 "C. For the first condition, referred to as baseline, BL, the dose was taken to 1 Mrd(Si). For the elevated temperature irradiation (ETI) and the moderate dose rate (MDR) irradiation, the maximum dose was 100 krd(Si). The two low dose rate conditions remain in test and have completed 50 krd(Si), and 5 krd(Si), respectively. For the purpose of this paper, only the input bias currents (IihJIih.) of the circuits two input pins will be examined.
B. Data Summary
The input bias current data from the first three tests, BL, MDR and ETI, are shown in Figures 2-4 , respectively. (Note: although input bias current is a negative number, all data are plotted as positive numbers because of the log scale.) In each plot, data are shown for three sets of five devices each, where each set surrounded a specific CTP site on one wafer, as described above. In Figure 2 , the separated or bimodal distribution of the data is clear. The parts from wafer 3, position B (W3B) and W4A are tightly distributed as expected for devices taken from a controlled wafer site. The peak Iib of nearly 200 nA at 100 krd(Si) is characteristic of the low response parts. The parts from W7D are split into two distinct distributions. Two devices fall neatly with the data from W3B and W4A, while the other three devices display Iib of nearly IO00 nA, characteristic of high response devices. It is also of greater than 30 volts. NSC provided simplified schematics of the LMI I I in their 1970 application note [IO] . The circuit was reverse-engineered at NSWC to complete the schematic.
The schematic in Figure 6 shows the critical input stages in detail. The input transistors (Ql, Q2) are substrate PNPs that are driven hv seuarate. noted that for both distributions, the value of Iib reaches a peak (at 100 krd(Si) for high response, and 300 krd(Si) for low response), and then actually decreases with increasing dose. Such behavior suggests a second degradation mechanism in the circuit is countering the degradation observed at lower accumulated doses. The data in Figure 3 demonstrate that a lower dose rate appears to increase the standard deviation of at least the low response parts, hut all parts from each wafer fall into a single response group. The ET1 data in Figure 4 are similar, but only W2D data are all in the low response group.
Both W 12A and W 14C have split responses. For the ET1 test, the low response devices do not reach a peak in Iib by 100 krd(Si), suggesting the ELDRS effect can raise Iib in low response parts to levels near the high response parts. This further suggests that the origins of the bimodal and ELDRS degradations are related. The ELDRS effect is observed by noting that the peak Iib value for each distribution in the MDR (Figure 3 ) and ET1 (Figure 4) cases is nearly double that of baseline data (Figure 2 ).
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lateral PNP dkvicks (Q5a, Q5b). This is not a differential gain stage, but rather a bufferllevel shifter that uses the high BVb,, of the substrate devices to allow the large input voltage range. this lot demonstrates nearly one part in three is high response.
To summarize the data shown in Figures 2-4 , a histogram of Figure 3 . Input bias current, lib, versus total dose for moderate dose the input bias current for the positive and negative input rate (MDR) irradiation of LMI I IS.
wafer each remaining tightly grouped into the high and low This figure   I intentionally mixes data taken at three dose rates, one with an elevated temperature. The bimodal separation in the data is apparent, but so are the complications of the ELDRS response.
The individual groupings are clustered, hut the dose rate of each test splits the data due to the ELDRS effect. vee Figure 7 . Laterallsubstrate pnp base current vs. dose for "high" and "low" mode.
v. ANALYSIS OF BIMODAL IRRADIATION RESPONSE
From the CTP data ;nd the microprobe data on isolated A SPICE model of the LMI 11 was built and tested. The LM111 BJTs, it is clear that the bimodal circuit response is details of the circuit simulations and the effect of the aresult of the bimodal response of the input transistors, individual transistors on the circuit response are the subject of Q1 and QT, At the present time we have not identified a companion paper [I].
The discussion that follows aphysical mechanism for the bimodal response of these summarizes the simulation results critical to the experimental transistors. These transistor have very high initial gains, data presented herein. The circuit simulations of Iib as a due mostly to a field plate over the base region. Two function of dose require degraded BJT models of the critical dimensional device physics code (PISCES) simulations of transistor pairs, Q1(2), Q3(4) and Q5a(b). Initially the CTP the transistor shows that, while the initial gain is high, transistor data were used for these models. However, this the transistors are very sensitive to increases in surface approach required an approximation of the model for Q W b ) , recombination velocity, v(surf). The excess base current in since there is no device on the CTP that is similar in layout to lateral BJTs is primarily a result of increased v(surf) from these transistors. In order to obtain better transistor models interface traps [15, 161. The interface traps are generally and to determine the response of the critical transistors on thought to be a result of hydrogen in the oxide being released actual high and low response L M l l l circuits, the Critical hy the radiation induced holes and diffusing to the interface transistors were isolated and microprobe electrical where they combine with Si-H bonds and form Pb centers measurements were made at several doses for high and low which are the interface traps. One can speculate that the responders. These data were used to develop degraded SPICE difference between high and low responders has to do with models of the. critical transistors. SPICE simulations were either the number of defect sites, or the amount Or distribution made with both sets of models to understand the correlation of hydrogen in the thick oxide over the base. The reason for between BJT response and L M l l l lib response. In summary, discrete differences in the rate of buildup of interfa e traps referring to the baseline data of Figure 2 , the initial increase must lie in the details of the processing. Further invesJgations of Iih in the LM111 is a result of the increase in base current are required to identify the actual cause of the bimodal ofthe input transistors, Q1 and QZ. This is clearly seen response. in Figure 7 , which shows the increase in laterallsubstrate base-emitter voltage of 0.53 V. As the dose is increased the NPN transistors, 4 3 and 4 4 , begin to degrade. The increased base current of the NPN steals current from the input PNP transistor, reducing the emitter current of Q1 and 92. This 
VI. HARDNESS ASSURANCE IMPLICATIONS
A, ~i~~d~l &finition the term is easy to conceptualize as decrease in emitter current are offsetting effects on lib to decrease. Thus there a distribution with two apparent means, it is not as precise leading to complex behavior, as desired to evaluate the impact of these data on various degradation of Ql (2) where the expected higher confidence test fails to detect the problem, is caused by the use of a distribution-free sampling plan with the implied expectation of a tight distribution on a single wafer. The competing failure modes of the subject devices demonstrate that one cannot always expect a tight distribution from a single wafer. If these sampling examples are applied to the maverick device lots [11] [12] [13] [14] , where the defective parts comprised a small percentage of the population, then the lots would have passed both criteria routinely. These basic bipolar processes remain in wide use for many analog devices. They require caution when deciding on a radiation sampling plan.
C. Distribution-Bused Sampling Plans
If the sample population has a known distribution (or one is assumed), then it is possible to reduce the test sample size by selecting the value of the critical parameter at a level above (or below) the mean such that only a small fraction of the distribution falls outside this parameter. The most common such test in RLAT is One-sided Tolerance Limits, or the K1.~ method 1171. In all radiation tests known to the authors, the distribution is assumed to be either normal, or lognormal. These data demonstrate that the assumption of either distribution would be wrong, and thus, invalidate the test at its most basic premise. Quantifying the resultant error requires additional detail of a given test.
D. R U T Test for Bipolar Devices
The basic premise of sampling for RLAT is based upon a belief that all parts in the lot belong to either a single irradiation response distribution, or a tightly clustered group of distributions, usually considered to be either normal or lognormal in nature [ 171. The bimodal irradiation response distribution invalidates the lot sample sizes required for a given confidence level for all commonly used sampling techniques though the exact impact is dependent on the relative populations of the two response modes. Analog bipolar circuits from many manufacturers, over a period of 20 years have been shown to contain apparently identical circuits with two separate radiation responses. At a minimum, such a distribution requires much larger sample sizes to inaintain confidence in the device status. One potential method of quantifying the required sample size is the Method of Maximum Likelihood. This is a complex analysis technique and requires development. ELDRS sensitive parts remain a serious problem far hardness assurance programs. The addition of a bimodal irradiation distribution, with both distributions demonstrating a unique ELDRS response, adds further complication to a difficult hardness assurance problem [8-91. For these parts, the magnitude of the parametric failures description of the joint behavior of two random variables, usually where both have normal distributions. Since we are concerned with two apparent means in a single distribution of Iih. this is not the best choice. In most cases, a commercial lot of IC's, where the samples come from several diffusion lots, may be defined as a mixture of distributions [19] , where the total distribution is defined as the sum of each unique distribution times its fraction of the total population. While this situation is common for commercial IC's, and easily leads to a distribution with two or more apparent means, it doesn't describe this experiment where the devices are known to come from close proximity on the same die. The best definition of this experiment is competing failure modes [21]. As described above, the bimodal distribution is caused by two very different responses of the same transistor to the same irradiation stress. Within the population these two response modes compete to dominate a given sample. In addition, the turnover, or reduction in degradation of Iib with increasing dose is caused by reduced emitter current due to degradation in both the current source and the next amplifier stage of the circuit. There are several effects competing with each other to affect the first failure in the circuit. The selected model is important in its impact on the different sampling plans described below, but it remains convenient to describe the distribution as bimodal.
B. Distribution-Free Sampling Plans
The most general sampling plans and radiation lot acceptance tests (RLAT) used for hardness assurance purposes are all based upon distribution-free statistical sampling plans These plans provide the sample size required, at a ninety percent confidence level, for a given lot tolerance percent defective (LTPD, MIL-STD-385 IO), or a sample size series (SSS, MIL-PRF-38535). The more descriptive LTPD will be used herein. The table contains sample size requirements for an LTPD of 50% to 0.1% (equivalent to a survivability level of 50% to 99.9%), with an acceptance number range of zero to 25 allowed failures in a given sample. The nomenclature in MIL-PRFA38535 reflects the desire to only accept lots where no failures are noted, and not allow re-test with increased sampling lots when a failure is detected. However this does not change the reality that sample test plans allow for defective parts in any given population. Such plans are called "Accept omzero ( C O ) Sampling Plans" [22] , and are an improvement for RLAT, but not officially adopted by DOD.
As an example, for the radiation tests in Group E of MIL-STD-38510, a sample of eleven parts was required to pass with no fiiilures (an I U0 test). This is equivalent to an LTPD of Iil, are bounded by circuit constraints to approximately 2000 nA. This experimental observation is confirmed by simulation. Even though 2 PA is forty times the pre-rad limit, many electro-mechanical subsystems can safely operate with an input bias current of this magnitude.
VII. SUMMARY
Circuits and transistors froin a single wafer lot, with a tightly controlled distribution of physical locations on the wafer arc being systematically tested for their radiation response, cspecially the ELDRS response. One unexpected rcsiilt fi-om the data is the existence of an apparent bimodal two distinct data groups that are separated by nearly a factor of ten. While bimodal response has been observed in the past [ I 1-14] , this particular lot has nearly one part in three with the high response mode. A combination of radiation test, SPICE simulation and physical analysis has demonstrated that the effect is primarily catised by the substrate PNP input transistors degrading differently on apparently identical die from the same wafer. In addition, it has been demonstrated that degradation of both the lateral PNP current sources thal drive the inputs, and llie NPN differential amplifier compete with the input transistor degradation to display a complex input bias current response with radiation. The current project ~nntinues to attempt to isolate the basic mechanisms for this cffect. The bimodal response creates significant problems when attempting to define a hardness assurance sampling plan.
It has been demonstrated that inany commonly used methods are not valid with such data distributions. Care must be observed when performing radiation acceptance tests on bipolar analog circuits as it is not possible to use common assumptions concerning the distribution of their response.
irrd', idion response in the data. This bimodal response has
